# TITC

Image Compression IP specialist

✓ **20+ years of experience**
✓ **high level of customization**
✓ **> 1B silicon mass produced**
✓ **1st tier global customers**

Our Applications

- VESA DSC/VDC-M
- RGB
- Bayer
- Multimedia Usage
- Capture Usage
- Display Usage
- YUV
- RGBG
- Scalar/MEMC

Product highlight features:

- **low power**
- **low latency**
- **small area**

Tel: +886-3-5829011
☺ www.titc-usa.com

TITC B-Series IP
Bayer for ISP

B-series IPs are collection of propietary algorithm which are used for real-time compress/decompress Bayer image data. These IPs/algorithm are designed for front-end of ISP device, which facilitate temporal storage efficiency of Bayer image data. End products like ADAS, surveillance, action/meeting/mobile/professional cam may benefit from B-series IPs.

B-series IPs are featured by customized bitdepth/ratio support, reasonable hardware resources, friendly IP integration, and flexible access/store compressed bitstream. Feature support/algorithm are tailored for picture quality requirement and hardware budget via TITC engineer team.

Bayer / 2.4X (12->5 bit)

ORI	RCV

➤ TITC B-Series IP

Usage / Series		capture / B-series
IP Name		ISP_Bayer v1
Data	Type	Bayer
	Bit-Depth	8~16-bit
Compression	Type	Lossy/Lossless
	Ratio(Lossy)	1.33~2.5X
	Unit	H64V1 / H32V2
Performance	Throughput	4-pix (per T)
Note		* lossy is major trend * compression unit can be customized

Flash / Storage

CIS   ISP

DRAM / Memory

TITC YS-Series IP
YUV for ISP

YS-series IPs are collection of propietary algorithm which are used for real-time compress/decompress YUV subsample data. These IPs/algorithm are designed for back-end of ISP device, which facilitate temporal storage efficiency of YUV subsample data. End products like ADAS, surveillance, action/ meeting/ mobile/ professional cam may benefit from YS-series IPs.

YS-series IPs are featured by customized bitdepth/ratio support, reasonable hardware resources, friendly IP integration, and flexible access/store compressed bitstream. Feature support/algorithm are tailored for picture quality requirement and hardware budget via TITC engineer team.

➢ TITC YS-Series IP

Usage / Series		capture / YS-series	
IP Name		ISP_YUV v1	ISP_YUV v2
Data	Type	YUV422/YUV420	YUV422
	Bit-Depth	8~16-bit	8-bit
Compression	Type	Lossy/Lossless	Lossy/Lossless
	Ratio(Lossy)	1.33~4X	2~4X
	Unit	H32V2	H8V4
Performance	Throughput	2-pix/4-comp (per T)	32-comp (per T)
Note		* focus on 2X * compression unit can be customized	* focus on high ratio, high thoughput

TITC YB-Series IP
YUV for Video Encoder/Decoder

YB-series IPs are collection of propietary algorithm which are used for real-time compress/decompress block-based YUV subsample data. These IPs/algorithm are designed for video encoding/decoding device, which facilitate temporal storage efficiency of ME(motion estimation)/MC(motion compensation) data. End products like cinema camcoder, mobile multimedia system, TV system may benefit from YB-series IPs.

YB-series IPs are featured by customized bitdepth/ratio support, reasonable hardware resources, friendly IP integration, and flexible access/store compressed bitstream. Feature support/algorithm are tailored for picture quality requirement and hardware budget via TITC engineer team.


➢ TITC YB-Series IP

Usage / Series		capture, multimedia / YB-series	
IP Name		YB v1	YB v2
Data	Type	YUV422/YUV420	YUV420/Y-Only
	Bit-Depth	8/10/12-bit	8/10-bit
Compression	Type	Lossy/Lossless	Lossy
	Ratio(Lossy)	1.33~2X	2~4X
	Unit	H4V4/ H8V8/ H8V4	H8V8
Performance	Throughput	2-pix/4-comp (per T)	64-comp (per T)
Note		* compression unit can be customized * lossless+lossy is encouraged	* focus on high ratio, high thoughput

TITC N-Series IP
Model weight/Activation for AI

N-series IPs offer an efficient, lossless solution for reducing the storage and bandwidth demands of AI models. By compressing both model weights and activations, it significantly lowers data traffic power consumption, cache SRAM cost, and DRAM space usage. The algorithm achieves near-theoretical compression ratios and maintains consistent performance across different models. With minimal hardware cost, ultra-low latency, and high throughput, the solution features an adaptive, entropy-aligned design and a parallel hardware architecture that scales to meet mainstream DRAM bandwidth requirements.

➤ TITC AI Inference Device IP

Usage / Series		capture / N-series
IP Name		TITC_N1
Data	Type	Weight/feature map
	Bit-Depth	int8
Compression	Type	Lossless
	Unit	16 data / T (= int8 * 16)
Performance	Throughput	16 data / T (= 128bit / T)
Note		* Ultra high throughput with ultra low latency * Tiny gate count with no SRAM in need

Note
If specifically for CNN, Activation also can be described as 'Feature Map'.

Model Weight	Model	Size (byte)	Compression Ratio	
			zip	TITC_N1
CNN	mobilenet_v1	4,210,112	57.00%	65.53%
	yolo_v2	15,855,536	61.56%	67.25%
	private_a	9,009,472	83.08%	91.39%
	private_b	14,782,144	53.16%	57.81%
Transformer	bert	108,310,272	60.55%	67.65%
	gpt2	354,823,168	58.56%	64.64%
	llama3	8,030,261,248	52.69%	59.64%

Feature Map	Model	Size (byte)	Compression Ratio	
			zip	TITC_N1
CNN	private_a	78,151,680	57.17%	58.88%
	private_b1	4,516,762	40.16%	53.38%
	private_b2	30,870,800	56.48%	65.53%

TITC

Image Compression IP specialist

- ✓ **20+ years of experience**
- ✓ **high level of customization**
- ✓ **> 1B silicon mass produced**
- ✓ **1st tier global customers**

Our Applications

VESA DSC/VDC-M

RGB

Bayer

Capture Usage

Multimedia Usage

Display Usage

YUV

RGBG

Scalar/MEMC

Product highlight features:

- **low power**
- **low latency**
- **small area**

Tel: +886-3-5829011
☺ www.titc-usa.com

TITC S-Series IP
RGB/YUV for FRC & Scalar

Frame Rate Conversion(FRC) and Scalar have been long developed in multimedia. FRC techniques generate pseudo image frames between at least two consecutive frames, usually by the technique of Motion Estimation and Motion Compensation (MEMC) to get better motion picture qualities. At least one frame picture stored in memory. Scalar techniques as well generate pseud image lines between at least two consecutive lines. Several image lines are required to be in memory. Both techniques need high memory i/o bandwidth when image resolution get higher.

TITC proposed segment-based or block-based, fixed-ratio, visual-lossless compression in RGB/YUV format. This mass production proven technique can ease the pain point of i/o bandwidth hunger. Supporting bit depth up to 12 meets mainstream requirement. Compression unit and bit depth can also be customized.

YUV422 / 3X (20->7 bit)

RGB / 3X (30->10 bit)

➤ TITC S-Series IP

| Usage / Series		multimedia / S-series
IP Name		**FRV v1**
Data	Type	RGB/YUV444/YUV422
	Bit-Depth	10/12-bit
Compression	Type	Lossy
	Ratio(Lossy)	2~3X
	Unit	H64V1 / H64V2
Performance	Throughput	2-pix (per T)
Note		* compression unit can be customized

TITC O-Series IP
RGB for Over-Drive

Over-Drive technology is used to compensate the LCD reaction speed, which was not fast enough in high refreshing frame rate. Over drive provides higher level of voltage than the usual when the pixel's bright level gap between current and previous frame is large. Previous frame should be stored in memory to be the reference. Memory cost and bandwidth is considered from system's point of view.

Reference frame data of over drive do not necessarily visual lossless. Higher lossy level may be acceptable. Therefore, FPGA for moving picture quality check is needed when adopting this IP. TITC proposed several types of compression, from small block 2x2 to 4x4 to slice-based, from RGB to Y-only, from compression ratio 2 to 12. Customization is possible.

T-CON

Input — current → Output

DRAM

previous code → ENC/DEC → enc/dec current
DEC → previous
current code ← ENC ← current

Over Drive

➤ TITC O-Series IP

Usage / Series		multimedia / O-series	
IP Name		OD v1	OD v2
Data	Type	RGB	Y-only
	Bit-Depth	8-bit	8-bit
Compression	Type	Lossy	Lossy
	Ratio(Lossy)	2.28X	4X
	Unit	H2V2	H4V4
Performance	Throughput	4-pix (per T)	16-pix (per T)
Note		* light resource	* high throughput * for DDI

TITC

Image Compression IP specialist

✓ **20+ years of experience**
✓ **high level of customization**
✓ **> 1B silicon mass produced**
✓ **1st tier global customers**

Our Applications

VESA DSC/VDC-M

RGB

Bayer

Capture Usage

Display Usage

Multimedia Usage

YUV

RGBG

Scalar/MEMC

Product highlight features:

- **low power**
- **low latency**
- **small area**

Tel: +886-3-5829011
☺ www.titc-usa.com

TITC F-Series IP
TITC RGB/RGBG for Frame Buffer

Lower level APs (Application Processor) in smart phones may not support VESA DSC to reduce transmission bandwidth between AP and DDIC (Display Driver IC). DDI sometimes need to support both lower and higher level APs with the same embedded SRAM footprint. Proprietary compression and decompression functions are asked to added in DDIC.

TITC provided huge mass production proven compression and decompression IP to solve this headache. IPs support range from H2V2 2x, H8V2 3x, to H4V4 4x, with the capability of partial update. Special color format like RGBG in AMOLED panel also can be supported by customization. You can rest assured that it is the best solution because of world wide brand name's qualification.


➤ TITC F-Series IP

Usage / Series		display / F-series			
IP Name		**FBC-2**	**FBC-3**	**FBC-4**	**FBC-SPR**
Data	Type	RGB	RGB	RGB	Pentile
	Bit-Depth	8-bit	8/10-bit	8-bit	8bit
Compression	Type	Lossy	Lossy	Lossy	Lossy
	Ratio(Lossy)	2X	3X(8bit)/3.75X(10bit)	4X	2X
	Unit	H2V2 / H4V1	H8V2	H4V4	H8V1
Performance	Throughput	4-pix (per T)	8-pix (per T)	8-pix (per T)	8-comp. (per T)
Note		* super MP(>300M) * widely adopted by LCD phone/ OLED watch	* super MP(>300M) * widely adopted by OLED phone		* RGB 3X effective

TITC D-Series IP
Demura parameter for Flash

TITC proprietary De-Mura Compression IP is comprised of the Software Encoder and the Hardware Decoder. The compression IP can be configured according to different parameters such as Flash size (e.g. compressed data size is configurable from 16Mbits to 8Mbits), and bin-sizes (i.e. pixel downsample size like 2by2, 4by4, and others).

The software encoder can incorporate customer's De-Mura table format (downsampled or non-downsampled).We provide customized service to stitch customer's De-Mura data, and preprocessing with our data compression IP seemlessly. The hardware decoder can adapt to customer's requirement on throughputs. We provide multi instance architecture to meet high throughput needs. Furthermore, TITC proprietary Compression IP has already been validated by large OLED/LCD panel makers and licensed by IC Fabless customers.

TITC Enc. → Flash → SRAM → TITC Dec. →

Compressed Demura parameter

➢ TITC DeMura IP

Usage / Series		display / D-series	
IP Name		Demura v1	Demura v2
Data	Type	RGB/RGBG (Demura paremeter)	RGB/RGBG (Demura paremeter)
	Bit-Depth	8-bit	8/10-bit
Compression	Type	Lossy	Lossy
	Ratio(Lossy)	3~3.8X	compr. as 16 or 8MB
	Unit	frame	frame
Performance	Throughput	4-pix/12-comp (per T)	8-comp (per T)
Note		* enc: software /dec: RTL	* enc: software /dec: RTL

Taiwan Imaging Tek Corp.

TITC

TITC

Image Compression IP specialist

- ✓ **20+ years of experience**
- ✓ **high level of customization**
- ✓ **> 1B silicon mass produced**
- ✓ **1st tier global customers**

Our Applications

Display Usage

RGB

Bayer

Capture Usage

VESA DSC/VDC-M

Multimedia Usage

YUV

RGBG

Scalar/MEMC

Product highlight features:

- • **low power**
- • **low latency**
- • **small area**

Tel: +886-3-5829011
☺ www.titc-usa.com

TITC V-Series IP
VESA DSC/VDC-M

VESA DSC (Display Stream Compression) and VDC-M (VESA Display Stream Compression-M) are standard which is used for compressing and decompressing image display streams. It is designed for real-time systems, with real-time compression, transmission, decompression, and display. These standard IP could be used in many applications and save the transmission cost, such as between a mobile application processor and display panel, between a computer graphics and display monitor, and so on.

TITC provides VESA DSC decoder hardware IPs which is compatible to DSC V1.1 and V1.2a, and a VDC-M decoder hardware IP. Specially, TITC provides 6P/T versions DSC decoder, which could be used for 1 slice setting. These IP are configurable in display resolution (Up to 4K, UHD+, and 8K), bits per video component (8 and 10 bits), video output formats(RGB, YCbCr444, YUV422, and YUV420), and multiple slice per line setting (1, 2, or 4). TITC also provides customized service to shrink the IP area when no need to support the whole configuration.


➢ TITC VESA IP

Usage / Series		standard/display / V-series	
IP Name		**DSC v1.2b (Dec)**	**VDCM v1.2 (Dec)**
Data	Type	RGB/YUV422/YUV420	RGB/YUV422/YUV420
	Bit-Depth	8/10-bit	8/10-bit
Compression	Type	Lossy	Lossy
	Ratio(Lossy)	up to 4X(8bit) / 5X(10bit)	up to 5X(8bit) / 6X(10bit)
	Unit	multi-slice(1/2/4)	multi-slice(1/2/4)
Performance	Throughput	3/6-pix (per T)	4-pix (per T)
Note		* available customizing for v1.1	* available customizing for v1.1.0

TITC

Image Compression IP specialist

- ✓ **20+ years of experience**
- ✓ **high level of customization**
- ✓ **> 1B silicon mass produced**
- ✓ **1st tier global customers**

Our Applications

- VESA DSC/VDC-M
- RGB
- Bayer
- Capture Usage
- Scalar/MEMC
- Display Usage
- YUV
- RGBG
- Multimedia Usage

Product highlight features:

- **low power**
- **low latency**
- **small area**

TITC NM-Series IP
Niche MEMC for DDI

The technique "Motion estimation and motion compensation(MEMC)" has been developed for a long time and used widely. In order to get perfect quality, general TV-level MEMC will adopt complex algorithms with high hardware cost.

TITC is proposing a light version MEMC solution for some specific applications. One of applications is frame rate converter in DDI. The AP just transmits low frame rate sequences and the sequences will be pumped up doubly in DDI. Therefore, the transition power can be reduced. Also, the ME kernel is also used in 3D noise reduction to predict the motion vector.

A. Niche MEMC for frame rate-up / DDI

AP	60fps → LCD Dr. Frm. Buffer	60fps → low power normal quality
AP	60fps → LCD Dr. Frm. Buffer FRC	120fps → lower power better quality
AP	120fps → LCD Dr. Frm. Buffer	120fps → high power best quality

B. Niche MEMC for 3DNR / ISP

Stacking frame under low-light view

without NR   with NR

TITC NS-Series IP
Niche Scalar for DDI

Scalar is basic, but essential image signal processing. There are several well known techniques, like nearest neighbor, bilinear, bicubic. For hardware implementation, the algorithm and line buffer cost must be in consideration.

TITC develops a novel method, that the picture quality is close to bicubic with hardware cost effective. Besides, it can also equip with edge enhancement to get higher contrast. One of applications is power saving mode in mobile phone. The AP just transmits low resolution sequences and the sequences will be scaled up to resize the panel resolution in DDI. Therefore, the transition power can be reduced.

Niche Scalar for resolution up / DDI

Performance Mode

Efficiency Mode

bi-cubic	bi-linear	TITC